IPrium 扩展其编解码器系列产品,推出100 Gbps Polar
FOGGIA, Italy -- December 22, 2022 - FPGA intellectual property (IP) provider IPrium LLC (www.iprium.com) has today announced that it has expanded its family of multigigabit FEC Encoder and Decoder IP products with a new 100 Gbit/s Polar FEC.
The 100 Gbps Polar Codec IP Core supports code block length (N) of 1024 bits, payload length (K) from 100 to 1000 bits with fully-parallel and unrolled architecture. The IP Core is customizable to any standard, including 3GPP 5G.
Pricing and Availability
The 100 Gbps Polar Encoder and Decoder IP Core is available immediately in synthesizable Verilog or optimized netlist format, along with synthesis scripts, simulation test bench with expected results, and user manual. For further information, a product evaluation or pricing, please visit the IP Core page:
About IPrium LLC
IPrium Modem IP Cores allow designers of communication equipment to rapidly develop and verify their systems in a highly cost-effective manner. IPrium offers FPGA IP Cores for high-quality wireless and wireline modems. Visit IPrium at www.iprium.com.
Related Semiconductor IP
- 5G Combo Serdes for USB/PCIe, TSMC 28HPC+, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 22ULL 2.5V, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 22ULL 1.8V, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 12FFC, N/S orientation
- Optimize your 5G NR O-RAN Split 7.2X design with EIC cutting-edge PRACH Design and Verification Suite
Related News
- Allegro DVT 的 AV1 编码器和解码器硬件 IP 将在 2020 年底前嵌入产品内
- VITEC在其高分辨率视频编解码器芯片中使用Arteris IP 公司的FlexNoC Interconnect解决方案
- Allegro DVT发布新版编码器和解码器IP,支持12位样本大小和4:4:4色度格式
- 德国Creonic上市最新CCSDS 231.0-B-3 LDPC编码器和解码器IP内核