The SHA-3 – secure hash algorithms – crypto engine is a hardware accelerator for cryptographic hashing functions. It is an area efficient and high throughput design and compliant to NIST’s FIPS 202 standard. Additionally it supports all SHA-3 hash functions – SHA-3-224, SHA-3-256, SHA-3-384 and SHA-3-512 – as well as extendable output functions (XOF) – SHAKE-128 and SHAKE-256.
The SHA-3 IP core offers a versatile solution for maintaining data integrity and verifying authentication across various applications. Its applications span a wide range, including Message Authentication Codes (MAC), IPsec and TLS/SSL protocol engines, secure boot engines, encrypted data storage, e-commerce platforms, financial transaction systems, blockchain, or pseudo random bit generation.
SHA-3 Crypto IP Core
Overview
Key Features
- Secure architecture
- FIPS 202 standard compliant
- SHA-3-224
- SHA-3-256
- SHA-3-384
- SHA-3-512
- SHAKE-128
- SHAKE-256
- automatic padding
- fully synchronous design
- AMBA® IF
- platform independent for FPGA & ASIC
Block Diagram
Applications
- Message Authentication Codes (MAC)
- IPsec and TLS/SSL protocol engines
- secure boot engines
- encrypted data storage
- e-commerce platforms
- financial transaction systems
- blockchain
- pseudo random bit generation
Technical Specifications
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- Vector Graphics IP core supporting OpenVG1.1 subset
- Secure-IC's Securyzr™ SHA-3 Crypto Engine
- 10G/25GBASE-R PCS+KR4 FEC IP Core