IP Catalog > Security IP > Cryptography IP > Public Key Accelerator IP

Public Key Accelerator IP

Public key cryptography, or asymmetric cryptography, uses mathematical functions to create codes that are exceptionally difficult to crack, enabling designers to protect sensitive data and systems. Common public key algorithms include RSA, Digital Signature Algorithm (DSA), and Diffie-Hellman (DH), which require the calculation of complex modular exponentiation operations to encrypt, decrypt, sign, and verify data used in data encryption, digital signatures, and key exchanges. Similarly, the Elliptic Curve Cryptography (ECC) based algorithms require complex mathematical operations, such as point multiplications, and are designed to support devices with limited computing power or memory to encrypt internet traffic.

All offers in Public Key Accelerator IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (56)
Compare 56 Public Key Accelerator IP from 19 vendors (1 - 10)
  • Crypto Coprocessor with integrated Post-Quantum Cryptography IPs
    • The Crypto Coprocessors are a hardware IP core platform that accelerates cryptographic operations in System-on-Chip (SoC) environment on FPGA or ASIC.
    • Symmetric operations are offloaded very efficiently as it has a built-in scatter/gather DMA. The coprocessors can be used to accelerate/offload IPsec, VPN, TLS/SSL, disk encryption, or any custom application requiring cryptography algorithms.
    Block Diagram -- Crypto Coprocessor with integrated Post-Quantum Cryptography IPs
  • Post-Quantum Cryptography Processor
    • PQPlatform-CoPro (PQP-HW-COP) adds PQShield’s state-of-the-art post-quantum cryptography (PQC) to your security sub-system, with optional side-channel countermeasures (SCA).
    • PQPlatform-CoPro can be optimized for minimum area as part of an existing security sub-system.
    • PQPlatform-CoPro is designed to be run by an existing CPU in your security system, using PQShield’s supplied firmware.
    Block Diagram -- Post-Quantum Cryptography Processor
  • Lattice-based Post-Quantum Cryptography Processing Engine
    • PQC(post-quantumcryptography) engine
    • NISTSP800-56Acomplaint
    • NISTFIPS186-4and186-5compliant
    • ANSSIX9.142-2020compliant
    Block Diagram -- Lattice-based Post-Quantum Cryptography Processing Engine
  • CRYSTALS Dilithium core for accelerating NIST FIPS 204 Module Lattice Digital Signature algorithm

    Hardware core for accelerating the high-level operations specified in the NIST FIPS 204 standard.

    Block Diagram -- CRYSTALS Dilithium core for accelerating NIST FIPS 204 Module Lattice Digital Signature algorithm
  • Post-Quantum Key Encapsulation IP Core
    • The PQC-KEM is an IP Core for ML-KEM Key Encapsulation that supports key generation, encapsulation, and decapsulation operations for all ML-KEM variants standardized by NIST in FIPS 203.
    • ML-KEM is a post-quantum cryptographic (PQC) algorithm, designed to be robust against a quantum computer attack.
    Block Diagram -- Post-Quantum Key Encapsulation IP Core
  • CRYSTALS Kyber core for accelerating NIST FIPS 203 Key Encapsulation Mechanism
    • Designed to accelerate post-quantum Key Encapsulation Mechanism (KEM) as defined by NIST FIPS 203.
    Block Diagram -- CRYSTALS Kyber core for accelerating NIST FIPS 203 Key Encapsulation Mechanism
  • KYBER IP Core
    • supports encapsulation and decapsulation operations
    • supports all modes K=2,3,4.
    • is compliant with Kyber specification round 3.
    • has fully stallable input and output interfaces. 
    • Key generation feature is going to be implemented in the near future.
    Block Diagram -- KYBER IP Core
  • Falcon IP Core
    • Falcon IP Core is a post-quantum digital signature algorithm (DSA).
    • It is currently under development. It is going to be compliant with Falcon specification submitted on round 3 of NIST Post-Quantum Cryptography Standardization process.
    • Additionally, Falcon IP Core will be enhanced to achieve compliance with NIST Falcon Standart when it is released. 
    Block Diagram -- Falcon IP Core
  • ML-KEM Key Encapsulation IP Core
    • The KiviPQC™-KEM IP core is a hardware accelerator for post-quantum cryptographic operations.
    • It implements the Module Lattice-based Key Encapsulation Mechanism (ML-KEM), standardized by NIST in FIPS 203.
    • This mechanism realizes the appropriate procedures for securely exchanging a shared secret key between two parties that communicate over a public channel using a defined set of rules and parameters.
    Block Diagram -- ML-KEM Key Encapsulation IP Core
  • Self-contained cryptographic subsystem designed for PQC + classical, minimal integration effort, with SCA protection
    • A cryptographic subsystem, designed to provide cryptographic services.
    • These services include post-quantum signature generation, verification, and secure key establishment.
    • PQPlatform-SubSys uses its built-in CPU independently from the surrounding system, allowing cryptographic services to be offloaded efficiently from the system processor.
    Block Diagram -- Self-contained cryptographic subsystem designed for PQC + classical, minimal integration effort, with SCA protection
×
Semiconductor IP