What is 802.11ac, anyway?
Jackson Corson
EDN (September 09, 2014)
IEEE 802.11ac has a lot to add to the wireless family. It brings a significant improvement over 802.11n. What are the differences between 802.11n and 802.11ac?
802.11n uses a system called MIMO (Multiple-Input Multiple-Output) to transmit multiple spatial streams to another device that implements 11n. This is accomplished by using spatial multiplexing, a technique used in wireless MIMO technology to transmit multiple data streams simultaneously.
With MIMO technology, 802.11n devices could reach a maximum theoretical data rate of 600 (Mbits/s). 802.11ac outlines the use of eight spatial streams, which has a theoretical data rate of 6933.3 Mbits/s. This is a huge boost over 802.11n because it allows for gigabit speeds over wireless. These are, of course, the best case rates. Most 802.11n devices will perform at 405.0-450.0 Mbits/s because vendors typically only implement up to three spatial streams. In 802.11ac, three spatial streams will perform at about 2106-2340 Mbits/s, which still represents a large increase over 802.11n.
To read the full article, click here
Related Semiconductor IP
- 2.4 GHz 802.11ax + BLE transceiver with integrated sub-GHz path
- Wi-Fi 802.11ax + BLE transceiver, 2.4 GHz + PA
- 2.4 GHz + sub-GHz 802.15.4g + 802.11ah transceiver for Wi-SUN and IoT platforms
- Low-power SDR 200 MHz – 2.5 GHz TRX + PA, supporting Cat-M, NB-IoT, 802.15.4g, 802.11ah, and other programmable modem back-ends.
- 802.11ax PHY Layer C Floating-Point Code IP for the STA mode
Related Articles
- Characterizing licensable core performance; Find out why comparing processor cores is tricky and learn what to look for.
- What floorplan information is needed for synthesis
- What is power debugging?
- What! How big did you say that FPGA is? (Team-design for FPGAs)
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events