Designing modern USB audio systems
Kendall Castor-Perry, Cypress Semiconductor Corp.
EETimes (10/27/2010 2:39 PM EDT)
USB audio is a ubiquitous interface supported by all but the most ancient personal computer hardware and operating systems. With its robust connection and data rate, one might believe that delivering high quality audio over this interface is simple. However, today's successful USB-based audio products are the result of a lot of chip- and system-level attention to solving the thorny problem of clock recovery.
In essence, the problem is that the final output device that delivers audio to the speakers, headphones or line-out socket needs a 'master clock' to pace the audio conversion cleanly. This master clock needs to have two independent attributes:
- it must be at exactly the correct multiple of the underlying audio sample rate (so that you never have to lose or duplicate an audio sample through timing failure) and
- it must have low enough jitter (or, equivalently, phase noise) that the performance of the digital-to-analogue process isn't compromised.
The challenge lies in meeting both these requirements simultaneously.
To read the full article, click here
Related Semiconductor IP
- USB 3.1 PHY
- USB 1.1 PHY, Support Low Speed and Full Speed - HLMC 55nm
- USB 1.1 PHY, Support Low Speed and Full Speed - HHGrace 110nm
- Verification IP for USB
- USB 2.0 Audio Devices Design Platform
Related White Papers
- ESD and EMI hazards in mobile phones--Solutions for the audio system connector
- Algorithmic delay and synchronization in MPEG audio codecs
- Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
- System Verilog Macro: A Powerful Feature for Design Verification Projects
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design