The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
By Andy Jaros, Flex Logix
Embedded FPGA (eFPGA) is the next big market for semiconductor IP. It can be used on almost every kind of digital chip and has a significant software value add as well—much like the market for embedded processors. When it comes to chip design, eFPGA provides competitive advantages that can add up to millions of dollars in savings and flexibility that wasn’t possible until now. Because eFPGA enables designers to make changes after RTL is frozen, chip designers have the flexibility to make changes at any point in the chip’s life span, even in the customers’ systems. This eliminates many expensive chip spins and enables chip designers to start addressing many customers and applications with the same chips. It also extends the life of chips and systems because designers are now able to update their chips as protocols and standards change.
According to Gartner, the market share of semiconductors with eFPGA is expected to approach $10 billion in 2023 with greater than 50% compounded annual growth. However, like any high growth market, achieving such rapid market adoption is not just about having amazingly innovative technology. It also needs to be very easy to implement or integrate into existing projects and design teams. That’s where eFPGA shines. In fact, citing one of our recent customer tape-outs, the whole process took only two and a half months from IP delivery on a FinFET process—and the silicon worked the first time!
To read the full article, click here
Related Semiconductor IP
- eFPGA
- eFPGA on GlobalFoundries GF12LP
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA Soft IP
- Radiation-Hardened eFPGA
Related White Papers
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- Data Movement Is the Energy Bottleneck of Today’s SoCs
- Seven Powerful Reasons Why Menta eFPGA Is the Clear Choice for A&D ASICs
- The realities of developing embedded neural networks
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY