The "BIST" Thing That Happened to SoC Design
Not so long ago, in a design galaxy that now seems far, far away, RTL designers did not have to worry about a testable integrated circuit (IC). "Leave that to the test guys," they would say, and it was so.
However, as chip complexity increased and designers turned to complex system-on-chip (SoC) designs, test was taking more and more time and test engineers were complaining that the designers were creating virtually untestable designs. Test costs were going out of control as the cost of test was rivaling the cost of manufacturing a chip.
"There has to be a better way," the test engineers complained. And sure enough, there was a better way, with embedded test. By designing testability into the chip design in the first place, RTL designers can significantly reduce the cost of test.
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- How to manage changing IP in an evolving SoC design
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- How to Elevate RRAM and MRAM Design Experience to the Next Level
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions