Speeding Derivative SoC Designs With Networks-on-Chips
With the help of a case study, we examine how adopting NoC technology can significantly improve the process of updating existing chip designs.
By Andy Nightingale, Arteris
All About Circuits (June 6, 2024)
When people talk about the creation of SoCs (systems-on-chips), they typically consider the tools, technologies, and flows associated with developing a new SoC from the ground up. Less discussed but equally important are the challenges associated with taking an existing SoC and using it as the foundation for a derivative design.
The idea of a derivative design is to modify a relatively small portion of a field-proven SoC, perhaps replacing one or more of its functions with upgraded offerings, while keeping the larger proportion of the design as-is. With users constantly requiring “more” in terms of performance and features and “less” in terms of power consumption and cost, derivative designs have the following advantages:
- Leveraging knowledge gained from the original.
- Minimizing cost.
- Limiting demands on resources.
- Reducing risk.
- Speeding time to market.
Creating an entirely new SoC is resource-intensive, time-consuming, and expensive by comparison. However, designing a derivative SoC isn’t without its own challenges, as we’ll soon see.
To read the full article, click here
Related Semiconductor IP
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
Related Articles
- Creating SoC Designs Better and Faster With Integration Automation
- Bridging the Gap between Pre-Silicon Verification and Post-Silicon Validation in Networking SoC designs
- Auto OEMs, Tier-Ones: Think SoC Designs
- Creating SoC Integration Tests with Portable Stimulus and UVM Register Models
Latest Articles
- VolTune: A Fine-Grained Runtime Voltage Control Architecture for FPGA Systems
- A Lightweight High-Throughput Collective-Capable NoC for Large-Scale ML Accelerators
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks