Speeding Derivative SoC Designs With Networks-on-Chips
With the help of a case study, we examine how adopting NoC technology can significantly improve the process of updating existing chip designs.
By Andy Nightingale, Arteris
All About Circuits (June 6, 2024)
When people talk about the creation of SoCs (systems-on-chips), they typically consider the tools, technologies, and flows associated with developing a new SoC from the ground up. Less discussed but equally important are the challenges associated with taking an existing SoC and using it as the foundation for a derivative design.
The idea of a derivative design is to modify a relatively small portion of a field-proven SoC, perhaps replacing one or more of its functions with upgraded offerings, while keeping the larger proportion of the design as-is. With users constantly requiring “more” in terms of performance and features and “less” in terms of power consumption and cost, derivative designs have the following advantages:
- Leveraging knowledge gained from the original.
- Minimizing cost.
- Limiting demands on resources.
- Reducing risk.
- Speeding time to market.
Creating an entirely new SoC is resource-intensive, time-consuming, and expensive by comparison. However, designing a derivative SoC isn’t without its own challenges, as we’ll soon see.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Creating SoC Designs Better and Faster With Integration Automation
- Setting up secure VPN connections with cryptography offloaded to your Altera SoC FPGA
- Bridging the Gap between Pre-Silicon Verification and Post-Silicon Validation in Networking SoC designs
- Auto OEMs, Tier-Ones: Think SoC Designs
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension