Auto OEMs, Tier-Ones: Think SoC Designs
By Kurt Shuler, ArterisIP
EETimes (October 8, 2018)
Automotive OEMs and Tier-1 suppliers are in a unique situation these days. Game-changing technology undertakings and hyper business growth in advanced driver assistance systems (ADAS) and autonomous cars are turning automotive design platforms upside-down. Moreover, technologies—from computer vision to 3D mapping, LIDAR to deep learning—are continuously converging and colliding on the way to making self-driving vehicles a reality. The stakes are high for this transformation from a social standpoint because lives can literally be affected.
Fatal crashes involving Tesla and Uber vehicles are a reminder that engineering self-driving cars requires extraordinary care at the system level. Automotive manufacturers are undergoing technology disruptions and consequently can no longer conduct business as usual with Tier-1 suppliers.
To read the full article, click here
Related Semiconductor IP
- Embedded Hardware Security Module (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- 8-stage superscalar processor that supports ISO 26262 ASIL (Automotive Safety Integrity Level) -D level functional safety for automotive applications
- 32-bit CPU IP core - ISO 26262 Automotive Functional Safety Compliant
- RISC-V CPU IP With ISO 26262 Automotive Functional Safety Compliant
- Embedded HSM Family (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
Related White Papers
- Creating SoC Designs Better and Faster With Integration Automation
- Bridging the Gap between Pre-Silicon Verification and Post-Silicon Validation in Networking SoC designs
- Mission Critical in Auto SoC: Interconnect IP
- Analog and Power Management Trends in ASIC and SoC Designs
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design