SoC realization: Finally the "Killer App" that will allow EDA to grow again?
Ajoy K. Bose PhD, Chairman, President and CEO, Atrenta
EETimes (5/11/2011 4:46 AM EDT)
There has always been much hand-wringing in the electronic design automation (EDA) business about growth. We look at the markets we serve – semiconductors and electronics – and see enticing upward-bound curves as electronics permeate more of our everyday lives. We discuss and debate how EDA should participate more fully in that trajectory, painfully aware of our single-digit growth rates. We constantly ask ourselves how EDA can participate more fully in the value chain that it enables. We search for our own version of the killer app, the iPad of EDA, that will finally ignite a dramatic take-off in sales.
It’s unlikely to happen, at least in a global and disruptive way like the iPad. Despite the never-ending need for innovation to deal with IC complexity, historically EDA has always been a replacement business serving a relatively finite market of users. When you have automation as part of your segment definition, we should expect that customers will only pay at best a small premium to what they can actually do themselves. We sell new tools that replace old tools to pretty much the same group of users. This has been predictable in the EDA classic perspective because the tool business has been tied tightly to Moore’s Law of shrinking geometries and increasing complexity. Evergreen, but a replacement business. These factors inherently limit the industry’s growth and prevent the emergence of any kind of consumer-driven home-run product.
To read the full article, click here
Related Semiconductor IP
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
Related Articles
- Can Hardware-Assisted Verification Save SoC Realization Time?
- Techniques for CDC Verification of an SoC
- Moore's Law is Dead: Long Live SoC Designers
- SoC clock monitoring issues: Scenarios and root cause analysis
Latest Articles
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS
- A Persistent-State Dataflow Accelerator for Memory-Bound Linear Attention Decode on FPGA