Fast, Thorough Verification of Multiprocessor SoC Cache Coherency
Adnan Hamid (Breker Verification Systems), Bill Neifert (Carbon Design Systems)
EETimes) 12/3/2014 06:30 PM EST
The evolution from chip to system-on-chip (SoC) has brought value to both the engineering community and end users. With the move to greater complexity, problems that were once isolated to individual design blocks are now system-level concerns. Cache coherency is just the latest of these concerns. Every SoC team is facing or will face this challenge. Cache coherency interacts with many aspects of SoC functionality. Proper verification requires fast cycle-accurate models and coherency-aware randomized stress test cases.
The reason for this major change is the rapid evolution of chip design and verification. Most large, complex chips now contain at least one embedded processor and qualify as SoC designs. Most SoCs contain multiple processors (possibly heterogeneous), and most multiprocessor designs now include caches to reduce memory latency and maximize system bandwidth. Further, in the latest generation of SoCs, designers are adding cache-coherent agents beyond the multiprocessor clusters.
Cache coherency, long regarded as one of the most complex verification challenges, is no longer an issue for CPU developers only. This article presents a highly automated approach to cache coherency verification at the SoC level: generation of test cases to stress every aspect of a multiprocessor, multi-memory, multi-level cache design. This solution requires no specialized knowledge of cache algorithms or of the underlying generation technology.
To read the full article, click here
Related Semiconductor IP
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
Related White Papers
- SoC design: When a network-on-chip meets cache coherency
- Get control of ARM system cache coherency with ACE verification
- Co-Designed Cache Coherency Architecture for Embedded Multicore Systems
- Simplifying SoC Verification by communicating between HVL Env and processor
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS