RRAM: A New Approach to Embedded Memory
Sylvain Dubois, Sr. Director, Strategic Marketing & Business Development, Crossbar
EETimes (2/11/2014 08:30 AM EST)
The emergence of the Internet of Things (IoT) and the insatiable demand for smart devices in every aspect of life is driving a complete overhaul of traditional wisdom in the microcontroller and embedded memory markets.
As electronic devices become smarter, the software code becomes larger and needs to be processed faster to handle the communication protocols, authentication, message generation, and historical backlog. The reality is now dawning on our industry that current memory technology just can't deliver upon this new generation of code storage capacity and performance demands, with embedded software code increasing quickly from a few KiloBytes to several MegaBytes.
With analyst firms such as Web-Feet Research predicting that the embedded memory market for consumer electronics will reach over $2.88 billion by 2018, the time is now to figure out a solution to this problem. If traditional memory technologies can't meet the demand, then what can? And with Flash so ubiquitous in consumer electronics designs, is it even plausible to consider replacing the existing worn-out technology?
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Articles
- A new era for embedded memory
- New Realities Demand a New Approach to System Verification and Validation
- A comprehensive approach to enhancing IoT Security with Artificial Intelligence
- BCD Technology: A Unified Approach to Analog, Digital, and Power Design
Latest Articles
- FPGA-Accelerated RISC-V ISA Extensions for Efficient Neural Network Inference on Edge Devices
- MultiVic: A Time-Predictable RISC-V Multi-Core Processor Optimized for Neural Network Inference
- AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant