New Realities Demand a New Approach to System Verification and Validation
By Vijay Chobisa, Siemens
EETimes Europe (November 22, 2024)
The landscape for advanced chip design is changing dramatically and demands new approaches to verification and validation.
The landscape for advanced chip design is changing dramatically and demands new approaches to verification and validation. Many of the most ambitious designs are developed inside system houses at advanced process nodes and larger gate counts. These designs depend ond sophisticated on-die networks, pools of static random-access memory (SRAM), and complex power, clock and test architectures. Perhaps the most striking change concerns their applications, which include AI acceleration, high-performance compute, and networking and communications. They are used exclusively by the systems house, often in one specific hardware environment and frequently with a specific software workload.
System-specific chip designs require verification that focuses on ensuring the system works. Engineers use conventional register-transfer level (RTL) verification and validation of the entire system to prove correct operation of the full software stack and application code. They employ verification that checks interactions between the chip and its board, and possibly with the mechanical subsystems within the overall design.
To read the full article, click here
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related White Papers
- A New Approach to In-System Silicon Validation and Debug
- A new approach to improving system performance
- How FPGA technology is evolving to meet new mid-range system requirements
- BCD Technology: A Unified Approach to Analog, Digital, and Power Design
Latest White Papers
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
- eFPGA – Hidden Engine of Tomorrow’s High-Frequency Trading Systems
- aTENNuate: Optimized Real-time Speech Enhancement with Deep SSMs on RawAudio
- Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
- Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems