Rapid Validation of Post-Silicon Devices Using Verification IP
By Bipul Talukdar, SmartDV
A well-repeated truism throughout the semiconductor industry is that chip design verification is complex and often takes up the largest portion of a design project’s schedule –– sometimes as much as 70% –– and an ongoing challenge facing verification engineers. The all-important methodology is used throughout the chip design process and considered the gatekeeper at each stage of the process as the design transitions from a high-level description to detailed layout of the chip and ultimately to first silicon prototypes.
The last hurdle of any project before committing to volume manufacturing requires verifying the prototype silicon device or an FPGA programmed with the final design. It’s a crucial test to confirm the device meets all specifications for functionality and performance. Once the specifications are validated, the final system is released to production. Traditionally, a custom hardware and software setup is created to perform this critical final validation.
FPGA prototyping and hardware emulators are commonly used in the verification process. A similar approach to FPGA prototyping is adding post-silicon verification IP (PSVIP) to test prototype silicon. The verification IP component is supplied in synthesizable register-transfer–level code programmed into an FPGA. The FPGA is then hardwired to either the prototype silicon device under test (DUT) or to another FPGA containing the DUT, an approach often used prior to silicon prototypes as a final check before committing to first silicon.
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related White Papers
- Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim
- Bridging the Gap between Pre-Silicon Verification and Post-Silicon Validation in Networking SoC designs
- Verification care abouts for SoC internal channel characterization using an ADC
- Plug-n-play UVM Environment for Verification of Interrupts in an IP
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY