Picking the right 802.15.4/ZigBee wireless connection for your embedded design
Chris Bauman, Atmel Corp.
Jun 16, 2006 (2:00 PM), ComssDesign
For the embedded developers looking to add connectivity to their designs, selecting the right solution is critical to success. But it is particularly important in the case of ZigBee or any other 802.15.4 wireless application, where integrating the various hardware and software layers can be daunting, especially for engineers and developers who are not experts in RF communication.
It requires giving careful thought to a number of issues beyond the specifics of the protocols, such as: 1) What type of network topology best fits the application; 2) the best 802.15.4 radio frequency for the application; 3) the sensitivity of the vendor's 802.15.4 radio; 4) the completeness and architecture of the media access controller (MAC); 5) the most appropriate multitasking framework; 5) power consumption; 6) cost; and 7) the quality of support for the application framework and profiles for the application at hand.
In making decisions regarding these issues, though, it is important to remember that the ZigBee standard is a superset of the 802.15.4 standard (Figure 1 below). In other words, a ZigBee-certified application must conform to both the ZigBee standard and the 802.15.4 standard, while an 802.15.4 application may or may not adhere to the ZigBee standard. The distinction is important because the ZigBee standard continues to evolve and some of the higher-level application layers have not yet been defined.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Picking the right MPSoC-based video architecture: Part 4
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Select the Right Microcontroller IP for Your High-Integrity SoCs
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS