On-Chip Interconnect Costs Spawn Research
Deepak Sekar, Zsolt Tőkei, and Vincent McGahay (Rambus)
EETimes (3/26/2014 07:05 PM EDT)
With 16nm chips moving to production this year, companies are actively developing the 10nm and 7nm technology nodes. These generations are interconnect heavy -- more than 50% of their cost is due to the back-end-of-line (BEOL) wiring levels, and designs are dominated by interconnect delay. Engineers are taking several paths to get around this trend, many of which will be discussed at the IITC Advanced Metallization Conference in May in San Jose.
First, interconnect performance and reliability depends heavily on diffusion barriers, liners, and cap layers for copper. These can be improved in multiple ways.
For example, engineers can make these structures thinner and improve their quality by using CVD or ALD instead of PVD and by using alternative materials. At the May conference, researchers from IBM and Applied Materials will present results of their work on multi-layer SiN caps and cobalt caps and liners that provide a 1000x improvement in electromigration lifetime, as well as enhancements in time-dependent dielectric breakdown.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- SLM SHS IP
- SLM High-Speed Access & Test IP
Related White Papers
- A 'network-centric' approach to on-chip interconnect
- CompactPCI Interconnect Spec To Be Enhanced
- Co-Design for SOCs -> On-chip support needed for SOC debug
- On-chip test generators said to be key to cost control
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design