CompactPCI Interconnect Spec To Be Enhanced
CompactPCI Interconnect Spec To Be Enhanced
By Embedded.com
August 3, 2001 (4:36 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010803S0074
Wakefield, MA -- The PCI Industrial Computer Manufacturing Group (PICMG), a consortium of over 700 companies that collaborate to adapt PCI technology for use in industrial and telecommunication computing applications, has held a kick-off meeting for the PICMG 2.17 StarFabric subcommittee, whose purpose is to provide guidelines for implementing the StarFabric interconnect in a CompactPCI environment. The group had its first meeting at the Embedded Systems Conference in Chicago on July 11. StarFabric is a point-to-point switched backplane and chassis-to-chassis interconnect for next-generation communication equipment. The CompactPCI StarFabric interconnect specification will define redundant, switched, high-speed point-to-point connectivity among some or all slots using StarFabric switch cards. The StarFabric interconnect can coexist with 64-bit CompactPCI, H.110., and Ethernet backplanes, as defined in PICMG 2.16. Systems that take advantage of StarFabric features can be designed to utilize existing single board computers (SBCs) and node cards. Special slots for active switching fabric elements, which may be redundant, will also be specified. Todd Comins of StarGen was elected by meeting attendees to chair the PICMG 2.17 subcommittee. Ed Nuber of Agere was elected secretary and Steve Christo,also of StarGen, was selected to be the specification editor. The subcommittee plans to complete the 2.17 specification by the second quarter of 2002. Founded in 1994, PICMG's original mission was to extend the PCI standard beyond the desktop, into industrial and telecommunications applications. PICMG developed the CompactPCI specification and continues to develop extensions and improvements. For information about PICMG membership, or to find out how to obtain PICMG specifications, visit the PICMG website at www,picmg.org .
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related Articles
- A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- What's The Best Way to Verify Your SSD Controller?
- Guide to Choosing the Best LDO for Your Application
Latest Articles
- Analog Foundation Models
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
- RISC-V Based TinyML Accelerator for Depthwise Separable Convolutions in Edge AI
- Exclude Smart in Functional Coverage
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection