Viewpoint: Solving the nanoscale IC design paradox
By Phil Bishop, CEO, Pyxis Technology, Inc.
edadesignline.com (October 14, 2009)
There is a paradox brewing in the layout of integrated circuit designs at nanometer nodes. IC design teams are choosing between layout automation vs. full custom design techniques.
While the automated layout tools seem fast, engineers may grow old fixing timing, power and yield problems on the back end of the flow. Meanwhile, full custom tools give designers more control over custom digital and mixed-signal circuit layouts, but the lack of automation can make project completion seem light-years away.
The nanoscale IC design paradox is that designers need both hands-on custom control and high-speed automation performance.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- IC design: A short primer on the formal methods-based verification
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Reliability challenges in 3D IC semiconductor design
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions