Characterizing Nanometer CMOS PLLs, Sigma-Delta ADCs and AGCs
By Yiqun Lin, Silicon Laboratories
May 13, 2008 -- edadesignline.com
A critical limitation in taping out high-performance mixed-signal ICs is the characterization of complex analog/RF blocks such as phase locked loops (PLLs) and analog-to-digital converters (ADCs). As we strive to extend our leadership in the semiconductor business, we are always looking for ways to accelerate our analog/RF verification flow without increasing the risk of silicon that does not meet specifications. We have three key requirements for analog/RF simulators: accuracy, performance and capacity. This article describes the application of Analog FastSPICETM (AFS) from Berkeley Design Automation (BDA) to the pre-tapeout characterization of a nanometer-scale CMOS PLL, sigma-delta ADC and an automatic gain control (AGC) circuit. These production circuits are representative of our most complex analog/RF blocks. In each case, we compared the results of our "golden" traditional SPICE simulator with those of AFS. Despite our initial skepticism, AFS met or exceeded BDA's claims on all counts " identical waveforms, 5 -10x higher performance and sufficiently higher capacity to handle our most complex applications. We now rely on AFS to verify our most difficult complex blocks and even to run our full-circuit simulations.
May 13, 2008 -- edadesignline.com
A critical limitation in taping out high-performance mixed-signal ICs is the characterization of complex analog/RF blocks such as phase locked loops (PLLs) and analog-to-digital converters (ADCs). As we strive to extend our leadership in the semiconductor business, we are always looking for ways to accelerate our analog/RF verification flow without increasing the risk of silicon that does not meet specifications. We have three key requirements for analog/RF simulators: accuracy, performance and capacity. This article describes the application of Analog FastSPICETM (AFS) from Berkeley Design Automation (BDA) to the pre-tapeout characterization of a nanometer-scale CMOS PLL, sigma-delta ADC and an automatic gain control (AGC) circuit. These production circuits are representative of our most complex analog/RF blocks. In each case, we compared the results of our "golden" traditional SPICE simulator with those of AFS. Despite our initial skepticism, AFS met or exceeded BDA's claims on all counts " identical waveforms, 5 -10x higher performance and sufficiently higher capacity to handle our most complex applications. We now rely on AFS to verify our most difficult complex blocks and even to run our full-circuit simulations.
To read the full article, click here
Related Semiconductor IP
- ADC
- 10-bit SAR ADC - XFAB XT018
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Low-power 8-bit 80 MHz SAR ADC
Related Articles
- Pipeline vs. Sigma Delta ADC for Communications Applications
- Understanding sigma delta ADCs: A non-mathematical approach
- Platform to Validate SoC Designs and Methodologies Targeting Nanometer CMOS Technologies
- How to design a better 1.5-V 2.4-GHz CMOS PLL for wireless applications
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor