How to design a better 1.5-V 2.4-GHz CMOS PLL for wireless applications
Mingliang Liu, Lava Technologies
Feb 21, 2006 (2:05 PM), CommsDesign
Since the VCO is one of the most important elements in the PLL system it is an appropriate place to begin this article, which addresses the challenges of designing a 1.5-V 2.4-GHz CMOS Phase Locked Loop (PLL) for wireless LAN applications. The design assumes a specific process, namely TSMC 0.35 micron technology.
The schematic of the VCO is shown in Figure 1. Transistors M8 and M9 form a NMOS cross-coupled differential pair to provide the negative resistance, which is required for generating an oscillation. M0, M1 and R3 form the biasing network for the oscillator. L7 and C8 form the filtering network to suppress the high frequency noise generated by the bias current source.
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related White Papers
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- It's Not My Fault! How to Run a Better Fault Campaign Using Formal
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- How to design secure SoCs, Part V: Data Protection and Encryption
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design