Migrating your embedded PCB design from DDR2/3 to DDR4 SDRAMs
Syed Wasif Ali, NexLogic Technologies, Inc.
Embedded.com (January 19, 2014)
PCB and embedded systems designers are scratching their heads these days, facing some uncertainty as they start mapping out the move from DDR3 SDRAM to DDR4. Routing DDR2 signals on a PCB was tough enough. But with DDR3 it proved to be even more difficult and challenging. The big question now is: will DDR4 be just as much of a challenge? More? Or less?
Double data rate synchronous dynamic random-access memory (DDR SDRAM) is the most commonly used class of memory integrated circuits used in today’s microprocessor-based systems. DDR SDRAM, also called DDR1 SDRAM, over the years was superseded by DDR2 SDRAM and DDR3 SDRAM, neither of which is backward compatible with DDR1 SDRAM. As a result, DDR2 or DDR3 memory modules will not work in DDR1-equipped printed circuit boards. The trend continues with DDR4 and it is up to PCB designers to make it work.
To make the transition from earlier DDRAM versions to DDR4, it is important to review the main differences between DDR2 and DDR3 and find out what can be learned that will be useful transitioning printed circuit board designs to DDR4.
To read the full article, click here
Related Semiconductor IP
- DDR4 IO for memory PHY, 3200Mbps on SMIC 40nm
- DDR5 & DDR4 COMBO IO for memory controller PHY, 4800Mbps on TSMC 12nm
- DDR4 & LPDDR4 COMBO IO for memory controller PHY, 3200Mbps on TSMC 22nm
- DDR3 and DDR4 Controller and PHY on TSMC 12nm
- Universal Multi-port Memory Controller for RLDRAM2/3, DDR5/4/3, DDR4 3DS and LPDDR3/2 and LPDDR3/2
Related White Papers
- Transitioning from DDR4 to DDR5 DIMM Buffer Chipsets
- From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
- Build Complex ASICs Without ASIC Design Expertise, Expensive Tools - Take advantage of an architecture comparable to your original FPGA prototype design by migrating to a structured ASIC
- Meeting the Challenge of Real-Time Video Encoding: Migrating From H.263 to H.264
Latest White Papers
- SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems