The rise and fall of productivity
Ron Collett, president and CEO, Numetrics
10/22/2010 1:40 PM EDT
Is IC design productivity rising or falling? It’s a question on the minds of semiconductor executives and R&D managers throughout the industry. The answer depends on whether we view it in absolute versus relative terms. Both have merit. In absolute terms it’s rising, but in relative terms it’s falling.
A “relative” measurement compares changes in productivity to changes in design complexity: How much is productivity increasing compared to the increase in design complexity? Through that lens, productivity is falling, and recently the decline has become steeper. How do I know? Aside from rigorously measuring it for more than 10 years, I know that design team sizes have been steadily increasing – the facts and data irrefutably confirm it. That means productivity isn’t keeping pace with rising design complexity. The “escape hatch” solution has been to increase design team size – throw more engineers at the problem. Alternatively, if productivity was keeping pace or increasing, average team size would be flat or declining, respectively.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- IC design: A short primer on the formal methods-based verification
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Reliability challenges in 3D IC semiconductor design
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events