High bandwidth memory (HBM) PHY IP verification
Ankit Sheth & Jignesh Oza (eInfochips)
EDN (February 23, 2016)
Memory systems have evolved a lot in the previous few years due to advancements in fabrication technology. High Bandwidth Memory (HBM) is an example of the latest kind of memory chips which can support low power consumption, ultra-wide communication lanes, and stacked configurations. HBM subsystems involve different types of memory controllers (full-speed, half-speed), HBM PHY, and HBM DRAM. The HBM subsystem is suitable for applications involving high performance graphics and computing, high end networking and communication devices, and memory-hungry processors. Because of their critical end-application role, it is crucial to verify all design components involved in HBM subsystems. Here, we will discuss the role of the HBM PHY, along with the major verification aspects/challenges.
Introduction
The HBM PHY is a key element in an overall HBM system solution. HBM PHY generally receives HBM DRAM row-col commands, data, parity, etc. from memory controllers through DFI interfaces and passes them to HBM memory along with the use of HBM DRAM interface. It deals with two different interfaces and supports multiple frequency ratios for DFI interfaces. HBM PHY is ideally required to support all HBM memory features like frequency ratios, data rates, memory sizes, pseudo channel modes, legacy modes, DBI,DM etc. HBM PHY can be verified at the sub-system level and block level with different, vendor-specific memory controllers and HBM memories.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- UCIe Controller baseline for Streaming Protocols for ASIL B Compliant, AEC-Q100 Grade 2
Related White Papers
- High Bandwidth Memory (HBM) Model & Verification IP Implementation - Beginner's guide
- Design Considerations for High Bandwidth Memory Controller
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- MIMO Holds Key to High Bandwidth Wireless Systems
Latest White Papers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- Automotive IP-Cores: Evolution and Future Perspectives
- TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models