FPGAs advance, but verification challenges increase
Dave Orecchio, GateRocket
10/18/2010 5:04 AM EDT
If there is one overriding success story in the semiconductor industry at the present time, it’s the exploding use of programmable logic devices (PLDs) in general, and field-programmable gate arrays (FPGAs) in particular.
The current state-of-the-art FPGA devices at the 45/40 nm technology node boast hundreds of thousands of look-up-tables (LUTs), thousands of DSP cores, multi-mega-bits of memory, and thousands of general-purpose input/output (GPIO) pins coupled with a humongous serial I/O bandwidth. These devices are now making their presence felt in a vast range of applications across multiple market segments, including aerospace and defense; automotive, broadcast, and consumer; high-performance computing (HPC); industrial, scientific, and medical; and wired and wireless communications.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Triple play - How FPGAs can tackle the challenges of network security
- Addressing the new challenges of ASIC/SoC prototyping with FPGAs
- Using FPGAs to solve challenges in industrial applications
- MBIST verification: Best practices & challenges
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events