Triple play - How FPGAs can tackle the challenges of network security
By Robert Bielby, Xilinx
March 14, 2007 -- pldesignline.com
While triple play may be one of the hottest buzz words and growth drivers within the semiconductor industry, it is insightful to understand the evolution of the various technologies that was required to realize triple play, the forces that are behind its explosive growth, the technology challenges that are going to be faced along the way as triple play services evolve, and the critical role that FPGAs will play in the deployment and build out of triple play services.
Because triple play services touch upon such an expansive set of hardware that ranges from the infrastructure and on through to the customer premise equipment, an exhaustive discussion of all the technology challenges would produce volumes of text and certainly couldn't be covered in a single article. In this article, therefore, we will focus on the challenges of network security and how FPGA-based solutions will be critical in addressing this challenge.
March 14, 2007 -- pldesignline.com
While triple play may be one of the hottest buzz words and growth drivers within the semiconductor industry, it is insightful to understand the evolution of the various technologies that was required to realize triple play, the forces that are behind its explosive growth, the technology challenges that are going to be faced along the way as triple play services evolve, and the critical role that FPGAs will play in the deployment and build out of triple play services.
Because triple play services touch upon such an expansive set of hardware that ranges from the infrastructure and on through to the customer premise equipment, an exhaustive discussion of all the technology challenges would produce volumes of text and certainly couldn't be covered in a single article. In this article, therefore, we will focus on the challenges of network security and how FPGA-based solutions will be critical in addressing this challenge.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- Parameterizable compact BCH codec
- 1G BASE-T Ethernet Verification IP
- Network-on-Chip (NoC)
- Microsecond Channel (MSC/MSC-Plus) Controller
Related Articles
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- CANsec: Security for the Third Generation of the CAN Bus
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- Redefining Speed: How FPGAs are shaping the future of high-frequency trading
Latest Articles
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension
- ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
- In-Situ Encryption of Single-Transistor Nonvolatile Memories without Density Loss