Embedded Systems: Programmable Logic -> Embarrassment of riches hinders proper use of Moore's Law
Embarrassment of riches hinders proper use of Moore's Law
By Paul Master, EE Times
February 16, 2001 (1:17 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010216S0035
Moore's Law came into being in the mid-1960s, courtesy of Intel Corp.'s co-founder, Gordon Moore. In effect, Moore's Law stated that every two years die geometries shrink to where the number of transistors available on a given die size doubles. A corollary is that clock speeds go faster and performance gains increase. During the advent of microprocessors in the late '60s and early '70s, followed by the arrival of the digital signal processor, chip designers had to work with an interesting design constraint. They could put only a small and limited number of gates on a die. Their task, therefore, was to develop architectures that used few gates efficiently, and this they did. Over time, more and more gates became available to these traditional chip designers. Armed with the extra gates, chip designers enhanced their microprocessor and DSP designs with larger on-chip caches, more registers and wider data and instruction buses. At the same time , more complex instruction coding was used to reduce clock cycles down to one, and then to increase the number of simultaneous instructions being executed. These chip engineers designed architectures (microprocessor, DSP and the like) that mated well with the limited number of gates available at the time. Since the outset of this architectural concept, however, there has been a perennial trade-off: System designers are continuing to use processor architectures that were originally designed to efficiently use limited amounts of silicon. The basis of this penalty is that only a small percentage of the total gates in a chip at any given time are used to solve a problem. Generally only about 5 percent of the gates in a processor are actually used to solve a given task. The rest is overhead needed to keep the small number of "working" gates operational.
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Role of Embedded Systems and its future in Industrial Automation
- From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems
- Embedded Systems: Programmable Logic -> Adaptive tech extends Moore's Law
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS