Managing design data - consider the whole product
Rob Evans, Altium
EETimes (10/7/2010 10:50 AM EDT)
The idea that electronic product development is becoming more complex each year, or possibly each day, is patently clear to anyone involved in the electronics industry. Electronic products are becoming smaller, cheaper, smarter and more connected, with sophisticated electronic systems making their way into an increasing range of products.
From nuclear power stations to neurological implants, electronics is rapidly becoming a core design element in the quest for greater product functionality and differentiation in an increasingly global electronics market. In the process of making this possible, the number of complex elements that contribute to and influence product designs has also dramatically grown.
Within the electronics design sphere, traditional design capture and board layout has been joined by the development of programmable hardware and embedded application software. The complexity these domains add to the design process is magnified by their interdependence. Even a minor design change in one domain, such as tweaking the pin configuration in the FPGA space, will trigger a rippling series of ECO revisions through the others.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Evaluating Data Management Software
- Take control of design data management
- Standardizing data interchanges among design tools in the ECU development process: Pt. 1 - Models, formats, and data management
- Survey shows SoC design data management is mission critical
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS