Take control of design data management
Rob Evans, Altium Ltd.
(03/19/2007 9:00 AM EDT), EE Times
Today's design-to-manufacture process for electronic products typically includes hardware and software design, mechanical CAD, procurement and manufacturing as well as marketing and distri- bution. With such a disparate range of disciplines, the task of coordinating the flow of information can be daunting.
The ability to maintain design data integrity throughout the development process is becoming the single most critical factor for market success. The most brilliant design will not reach the market within budget or on time if data management allows incorrect or corrupt design data to propagate through the process. The most effective way to implement effective data management is to scale its capabilities progressively to your organization's needs and budget.
While formalized document version control is common in software development, its application on the hardware side of product development has been limited. This is in part due to the inability of design systems to integrate data management into the design process. For example, the ability to compare graphical schematic and pc board files is sadly missing from many board-level design environments.
By progressively introducing data management systems and matching them to the needs of your organization, and by implementing design software that integrates data management into the design environment, you can gain many of the benefits of a formal product life-cycle management (PLM) system without the major investment.
(03/19/2007 9:00 AM EDT), EE Times
Today's design-to-manufacture process for electronic products typically includes hardware and software design, mechanical CAD, procurement and manufacturing as well as marketing and distri- bution. With such a disparate range of disciplines, the task of coordinating the flow of information can be daunting.
The ability to maintain design data integrity throughout the development process is becoming the single most critical factor for market success. The most brilliant design will not reach the market within budget or on time if data management allows incorrect or corrupt design data to propagate through the process. The most effective way to implement effective data management is to scale its capabilities progressively to your organization's needs and budget.
While formalized document version control is common in software development, its application on the hardware side of product development has been limited. This is in part due to the inability of design systems to integrate data management into the design process. For example, the ability to compare graphical schematic and pc board files is sadly missing from many board-level design environments.
By progressively introducing data management systems and matching them to the needs of your organization, and by implementing design software that integrates data management into the design environment, you can gain many of the benefits of a formal product life-cycle management (PLM) system without the major investment.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- Evaluating Data Management Software
- Standardizing data interchanges among design tools in the ECU development process: Pt. 1 - Models, formats, and data management
- Integrated Power Management, Leakage Control and Process Compensation Technology for Advanced Processes
- Survey shows SoC design data management is mission critical
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor