The real role of EDA in the Cloud
Rob Irwin, Altium
EETimes (3/22/2011 8:05 PM EDT)
It seems that everywhere you turn these days you’re under a cloud. Whether it’s downloading tunes for your iPod, reading your Gmail, or backing up your precious photographic memories to that great big storage bucket in the sky – the vast array of networked devices we call ‘The Cloud’ is a growing presence in our lives.
From an end-user perspective, the changes often appear subtle – books magically appear on your Kindle, and you no longer need a massive portable hard drive on which to back up your system. But this simplicity belies the incredible sophistication of the back-end systems that make it all happen. And that’s where engineers, software developers, and designers come in. They are the ones who are tasked with building not only ever-more sophisticated devices, but increasingly a complete online ecosystem to which these devices connect and derive much of their functionality and value.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- AI, and the Real Capacity Crisis in Chip Design
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension