Designing An ARM-Based Multithreaded Video/Audio/ Motion Recording System - Part 2
Oct 23 2006 (0:30 AM), Embedded.com
[Editor's Note: In Part 1, the author described the basic physical parameters of a video/audio/motion recording system (VAM) and the basic hardware and software building blocks that will be needed before actual implementation and programming of the application.]
Our implementation will be simplified because we are primarily interested in developing a control structure for this system. Thus, we will omit all file handling details, represent files as arrays, and simulate capture of data once per second. (An actual implemented system would capture data about 20 to 40 times per second.) For convenience, we will represent each clock timer-tick as one second.
For this system, we will display information on the screen to show when events are generated and how they are processed. We will also display summary information on a periodic basis. Figure 15 below contains sample diagnostic output for our system that we could use during development.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
Related White Papers
- Designing with ARM Cortex-M based SoC Achitectures: Part 2 - Some typical applications
- Designing An ARM-Based Multithreaded Audio/Visual/Motion Recording System: Part 1
- Designing FPGA Based Reliable Systems Using Virtex-5 System Monitor
- An architecture for designing reusable embedded systems software, Part 2
Latest White Papers
- Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
- relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage