The evolution of design methodology
James Hogan
EETimes (11/24/2010 12:40 PM EST)
Editor's note: This is the first of a two part opinion piece authored by EDA luminaries Jim Hogan and Paul McLellan.Introduction
In nature, long periods of relatively stable environments are occasionally punctuated by large-scale changes that are the catalyst for evolution to create a large variety of mutations, and then for natural selection to weed out the unsuccessful ones.
The environment in which design methodology lives is also characterized by periods of relative stability punctuated by discontinuous change when the march of process nodes means that insignificant issues are suddenly major problems and when the scale of designs breaks the old methodologies. New approaches abound and, as in nature, the successful ones live on and others fall by the wayside.
Unlike in nature, however, these discontinuities are not rare and seem to come along roughly every ten years. We seem to be at another of these discontinuities today.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related White Papers
- The evolution of embedded devices: Addressing complex design challenges
- Deliver "Smarter" Faster: Design Methodology for AI/ML Processor Design
- Formal-based methodology cuts digital design IP verification time
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
Latest White Papers
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant
- Attack on a PUF-based Secure Binary Neural Network
- BBOPlace-Bench: Benchmarking Black-Box Optimization for Chip Placement
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics