Density Requirements at 28 nm
Joe Davis, Mentor Graphics
EETimes (3/12/2012 11:03 AM EDT)
In recent discussions with customers around the world, we have been hearing a surprising new message—that, at 28 nm, they have to care about density at the cell design level “like never before.” It’s surprising because density has historically been a manufacturing issue that was handled post tape-out or during chip assembly. However, where and how density is handled in the design process has evolved significantly along with the process technologies (Figure 1). In this article, I’ll take a look at how density has evolved from a back-end manufacturing issue that was of little interest to designers to a design concern that affects the layout of standard cell libraries.
To read the full article, click here
Related Semiconductor IP
- Single Port High-Speed Multi Bank SRAM Memory Compiler on GF 22FDX+
- Single Port Low Leakage SRAM Memory Compiler on GF 22FDX+
- Single Port Low Leakage SRAM Memory Compiler on GF 22FDX+
- Functional-Safety & Secure LPDDR3 Memory Subsystem
- Hyper-Bandwidth Multichannel Memory Subsystem
Related Articles
- Debunking myths about analog IP at 28 nm
- Fully depleted silicon technology to underlie energy-efficient designs at 28 nm and beyond
- Mixed-Signal IP Design Challenges in 28 nm and Beyond
- DRC debugging challenges in AMS/custom designs at 20 nm
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks