Choosing hardware IP
Feb 1 2006 (13:49 PM), Courtesy of Embedded Systems Programming
As with any complex technology, embedded systems developers have many factors to consider when selecting a design partner in today's semiconductor market, particularly if planning to convert FPGAs to ASICs.
Intellectual property (IP) is one of the most important considerations. Selecting the right IP can make a sizeable difference in total cost of ownership. In addition to determining the type of IP required (SerDes, USB interfaces for computing, Ethernet MACs, 32-bit RISC processors, and so forth) you must consider the portability and reusability of the IP. When targeting an FPGA for conversion to an ASIC, you must also consider how compatible the IP is with both the FPGA and the ASIC. This compatibility is especially important for critical pieces of IP such as I/O, memory, and timing generators. Finally, you'll need to consider numerous factors when selecting third-party IP including compatibility, maturity, cost, legal issues, verification, quality, and the vendor itself.
This primer will help you navigate through the choices and plan ahead for a successful project, specifically on FPGA-to-ASIC conversions.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- HIPR: Hardware IP Protection through Low-Overhead Fine-Grain Redaction
- Choosing the best microcontrol solution still requires flexiblity
- Special Report: Choosing a DSP
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval