Challenges in LBIST validation for high reliability SoCs
Abhinav Gaur & Gaurav Jain (Freescale)
EDN -- July 19, 2014
Logic built-in self test (LBIST) is being used in SoCs for increasing safety and to provide a self-testing capability. LBIST design works on the principle of STUMPS architecture. STUMPS is a nested acronym, standing for Self-Test Using MISR (Multiple Input Signature Register) and Parallel SRSG (Shift Register Sequence Generator). It consists of a Pseudo Random pattern generator (PRPG) for generating the test stimuli for the scan input, and Multiple Input Signature Register (or MISR) for collecting the scan output. If the final MISR signature matches with the golden or expected MISR signature, the LBIST status is “Pass”.
For any SoC that provides the LBIST functionality, there will be a need for tester patterns for production, for checking whether the LBIST is working properly on each of the samples being delivered to the customer. This paper will discuss the various challenges while developing these LBIST tester patterns for production, and ways of creating such patterns efficiently.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Reliability challenges in 3D IC semiconductor design
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Growing demand for high-speed data in consumer devices gives rise to new generation of low-end FPGAs
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS