Building advanced Cortex-M3 applications
By Jean J Labrosse (Micrium), Lotta Frimanson and Anders Lundgren (IAR Systems)
Embedded.com (10/29/09, 08:04:00 AM EDT)
The ARM Cortex-M3 architecture provides many improvements compared with its predecessor, the popular ARM7/9, and is designed to be particularly suitable for cost-sensitive embedded applications that require deterministic system behavior.
It's a member of the Cortex-M family, one of the three ARM Cortex architectures that were introduced to the embedded marketplace in 2004, and is being integrated into low-cost embedded microcontrollers (MCUs) from an increasing number of silicon vendors.
A comparison of the main characteristics of Cortex-M3 with those of ARM7/9 is shown in Table 1 below. The Cortex-M3 improves on the ARM7/9 in most qualitative estimates " simpler stack architecture, better interrupt controller, and higher-performance instruction set, as well as enhanced debug capabilities, all of which can significantly affect end-product performance.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- Migrating ARM7 code to a Cortex-M3 MCU
- Introducing ARM Cortex-M23 and Cortex-M33 Processors with TrustZone for ARMv8-M
- Amba bus may move MIPS into ARM territory
- Rapidly Implementing Synthesizable ARM IP (By Alan Gibbons, Synopsys and John Biggs, ARM)
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions