Addressing the challenges of embedded analytics
Mark Nadeski, Texas Instruments
August 31, 2015
Analytics are often touted as the solution to many problems across a variety of embedded applications such as surveillance, automotive, industrial, and even purpose-built high-performance compute servers. While there are a variety of processing solutions to run the many analytic algorithms that exist, it’s important that designers pick the technology that will be the most efficient and effective for their design. This is even more important in the area of embedded analytics where solutions are often extremely size and power constrained. In these embedded spaces especially, the real-time, math intensive architecture of digital signal processors (DSPs) are proving to be an extremely efficient processing solution.
Embedded analytics are all around us. They’re in our cars and our places of work and in our homes. Most new automobiles are great examples of intelligent analytics systems. Whether helping people to parallel park or automatically accelerating and braking as part of an adaptive cruise control system, advanced driver assistance systems (ADAS) are becoming increasingly commonplace.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- The evolution of embedded devices: Addressing complex design challenges
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension