Meet the SERDES challenge: Design a high-speed serial backplane
Michael Heimlich
EETimes (10/6/2011 9:47 AM EDT)
The benefit of having high-frequency design tools resident on a vector network analyzer (VNA) does not become obvious until the time comes to compare simulation to measurements. At this point, the advantage of a more streamlined work flow -- without the impediment of transferring data to a simulator running on a separate PC or workstation - becomes clear. To illustrate the benefit of such an
approach, this article follows the design flow for a high-speed serial backplane.
BACKGROUND: THE SERDES CHALLENGE
Increasing chip-to-chip, board-to-board, and system-to-system communications data rates have created the need for multi-gigabit asynchronous signaling schemes in which serializer/deserializer (SERDES) technology is used to format and transfer data. Analysts predict that SERDES I/O data rates will double every two to three years, so speeds in excess of 8Gb/s are already on the way and placing the SERDES design challenge clearly into the microwave domain. Consequently, designers familiar only with lower-speed buses will now be facing new physical and electrical design challenges.
To read the full article, click here
Related Semiconductor IP
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
- 25/28/32G Combo SerDes
- 64G SerDes
- 112G SerDes USR & XSR
- Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC
Related White Papers
- Analyzing High-Speed Serial Links (Rambus)
- High-Speed Serial fully digital interface between WLAN RF and BB chips
- Multi-Gigabit SerDes: The Cornerstone of High Speed Serial Interconnects
- A signal conditioner for high-speed serial links
Latest White Papers
- What tamper detection IP brings to SoC designs
- Analyzing Modern NVIDIA GPU cores
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Leveraging RISC-V as a Unified, Heterogeneous Platform for Next-Gen AI Chips
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core