The case for integrating FPGA fabrics with CPU architectures
By Alok Sanghavi, Achronix Semiconductor
Physics restricts how much further process geometry shrinkage can take us in terms of boosting processor throughput.
As this happens, designers are debating how they can approach designs in such a way that they’re not relying on packing yet-more transistors onto a chip to achieve speed increases. One of the biggest innovations in this industry is going to come from a fundamental reapplication of a technology that has been known and understood for some time; enter the humble FPGA.
FPGAs started life as discrete devices in 1984. At this time Xilinx and Actel started to introduce products primarily used in low-volume industrial applications and prototyping as useful ‘band aid’ to patch holes in system logic. Altera Lucent and Agere drove FPGAs into networking and telco applications. Subsequent process shrinkage, reduction in mask costs, and the integration of SRAM blocks, large MACs, sophisticated configurable I/O and banks of SerDes marked a growth in FPGAs from 1995. Over the last 10 years FPGAs have continued to proliferate and prices have fallen to the point that FPGAs are adding significant value even to high-volume applications in functions previously associated only with DSPs, GPUs, and MCUs.
To read the full article, click here
Related Semiconductor IP
- eFPGA
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA on GlobalFoundries GF12LP
- eFPGA Hard IP Generator
- Radiation-Hardened eFPGA
Related White Papers
- Improve FPGA communications interface clock jitters with external PLLs
- Safeguard your FPGA system with a secure authenticator
- Optimizing LPDDR4 Performance and Power with Multi-Channel Architectures
- Setting up secure VPN connections with cryptography offloaded to your Altera SoC FPGA