Optimizing LPDDR4 Performance and Power with Multi-Channel Architectures
Marc Greenberg, Director of Product Marketing for DDR IP, Synopsys
LPDDR4 offers huge bandwidth in a physically small PCB area and volume; up to 25.6 GByte/s of bandwidth at a 3,200 Mbps data rate from a single 15mmx15mm LPDDR4 package when two dies are packaged together. LPDDR4 builds on the success of LPDDR2 and LPDDR3 by adding new features and introducing a major architectural change. This white paper explains how LPDDR4 is different from all previous JEDEC DRAM specifications.
Related Semiconductor IP
- LPDDR4 Synthesizable Transactor
- LPDDR4 DFI Synthesizable Transactor
- LPDDR4 Memory Model
- LPDDR4 DFI Verification IP
- LPDDR4 Controller IIP
Related White Papers
- Calibrate and Configure your Power Management IC with NVM IP
- How memory architectures affect system performance
- Optimizing DSP functions in advanced FPGA architectures
- Interfacing High Performance 32-bit Cores To MCU-based Memory Architectures