Calibrate and Configure your Power Management IC with NVM IP
By Synopsys
Power Management Integrated Circuits (PMICs) are the first to turn on and the last to turn off in a system. They perform the task of delivering the right voltage to component chips by regulating or boosting the voltage levels to the component chips.
Some PMICs are configured once at the factory and an area-efficient OTP NVM is the best choice. When a PMIC is expected to be re-configured multiple times during its lifetime, a Multi-Time Programmable (MTP) NVM is used instead.
DesignWare® MTP NVM IP and DesignWare OTP NVM IP offer scalable and reliable embedded memory NVM solutions in standard CMOS and BCD processes without requiring additional process or mask steps. The patented technologies offer small silicon footprints and optimize programming and read access times. Built-in security features in the antifuse OTP protect against active and passive attacks, tampering, hacking, and reverse engineering. Synopsys’ MTP and antifuse OTP NVM IP have been adopted in a broad range of systems including the most advanced PMICs in consumer and automotive applications.
The flexibility to configure a PMIC allows the PMIC maker to design a single platform System on a Chip (SoC) that can be deployed in a variety of end-user applications.
This white paper explains how choosing the right NVM IP can make the PMIC manufacturing process smoother, so you can deliver predictable chips for consumer, automotive, and industrial applications.
To read the full article, click here
Related Semiconductor IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
- WIFI 11AX IP
- WIFI 11AX IoT IP
- mmWave 8x8 MIMO RF Front End V2
Related White Papers
- Who's managing your power management?
- New Power Management IP Solution Can Dramatically Increase SoC Energy Efficiency
- Breaking new energy efficiency records with advanced power management platform
- How NoCs ace power management and functional safety in SoCs
Latest White Papers
- Not all overvoltage tolerant GPIOs are the same
- How NoC architecture solves MCU design challenges
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- Memory Safety Features Impact on Ibex based processor area
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans