Anti-fuse memory provides robust, secure NVM option
Bernd Stamme, Kilopass Technology Inc.
EETimes (7/5/2012 3:14 PM EDT)
Embedded non-volatile memory (NVM) intellectual property (IP) is a requirement for storing data that must be preserved when power to the chip is removed. NVM is found in almost every system on chip (SoC) design today, especially those targeting connected devices accessing content protected by digital rights management and sensitive financial or personal data. As these SoC designs migrate toward 28 nm and lower processes, engineering teams are re-examining the available commercial options. This reappraisal is occurring because of challenges presented by these smaller geometry processes. Suddenly, what was once an insignificant commodity is threatening to become a technology bottleneck.
NVMs can be classified in two groups: those that are programmed once and those that can be reprogrammed. In the former category, the most fundamental form of NVM is the masked ROM, which is programmed during the chip fabrication process. Next, comes the e-Fuse, which gets programmed during final test, followed by, anti-fuse technology, which can be programmed at wafer sort or final test or in the field at later point in time. In the latter category of reprogrammable memory are commercially available embedded Flash and floating gate alternatives. In the lab, new resistive RAM alternatives are being developed to compete in the reprogrammable arena.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in SkyWater 130nm
- Memory (SRAM, DDR, NVM) encryption solution
- Universal NVM Express Controller (UNEX)
- NVM Express (NVMe) Controller (compliant with NVMe 1.4 Base Specification)
- NVM OTP in Huali (40nm, 28nm)
Related White Papers
- Video content protection using secure embedded non-volatile memory for HDMI with HDCP
- The role of secure memory in a trusted execution environment
- Antifuse memory IP fuels low-power designs
- OTP with a ROM Conversion Option Provides Flexibility and Cost Savings for On-Chip Microcode Storage
Latest White Papers
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity
- Memory Prefetching Evaluation of Scientific Applications on a Modern HPC Arm-Based Processor
- Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC
- CSR Management: Life Beyond Spreadsheets