Alternative NVM technologies require new test approaches, part 2
Peter Hulbert, Keithley Instruments Inc.
EETimes (11/20/2012 9:00 AM EST)
Editor’s note: this is part two of an ongoing series on testing memory.
In Part 1 of this article, I outlined the growing concern among manufacturers of consumer products that incorporate memory devices that floating-gate flash memory would one day soon no longer be able to satisfy their requirements and the search for alternative NVM technologies. I discussed one alternative to flash memory, phase-change memory (PCM), and explored emerging device characterization approaches. Part 2 addresses the testing challenges associated with another emerging NVM technology, ferroelectric memory (FRAM).
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in SkyWater 130nm
- Memory (SRAM, DDR, NVM) encryption solution
- Universal NVM Express Controller (UNEX)
- NVM Express (NVMe) Controller (compliant with NVMe 1.4 Base Specification)
- NVM OTP in Huali (40nm, 28nm)
Related White Papers
- Alternative NVM technologies require new test approaches, Part 1
- Facilitating at-speed test at RTL (Part 2)
- Hardware/software design requirements planning - Part 2: Decomposition using structured analysis
- SoC Test and Verification -> SoC complexity demands new test strategies
Latest White Papers
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity