Scaling Performance In AI Systems
Improving performance in AI designs involves the usual tradeoffs in power and performance, but achieving a good balance is becoming much more challenging. There is more data to process, new heterogeneous architectures to contend with, and much higher utilization rates. Andy Nightingale, vice president of product management and marketing at Arteris, talks with Semiconductor Engineering about where the bottlenecks are, how to minimize them in data-intensive workloads across a variety of vertical markets, and why networks on chip are essential to moving and managing this data and getting chips to market on time.
To read the full article, click here
Related Semiconductor IP
- BitBLT Graphics Hardware Accelerator (Avalon Bus)
- 2D Graphics Hardware Accelerator (AHB Bus)
- 2D Graphics Hardware Accelerator (AXI Bus)
- Motorola MC6845 Functional Equivalent CRT Controller
- Display Controller – Ultra HD LCD / OLED Panels (AXI4/AXI Bus)
Related Videos
- Ask the Experts: AI at the Edge
- Cadence’s Silicon Proven UCIe IP in TSMC 3nm
- Akeana : Breaking Performance Barriers
- Livelocks And Deadlocks In NoCs