Scaling Performance In AI Systems
Improving performance in AI designs involves the usual tradeoffs in power and performance, but achieving a good balance is becoming much more challenging. There is more data to process, new heterogeneous architectures to contend with, and much higher utilization rates. Andy Nightingale, vice president of product management and marketing at Arteris, talks with Semiconductor Engineering about where the bottlenecks are, how to minimize them in data-intensive workloads across a variety of vertical markets, and why networks on chip are essential to moving and managing this data and getting chips to market on time.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related Videos
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
- Arm: Scaling AI Compute from Edge to Cloud
- Hardware Innovation in the World's First RISC-V 50 TOPS AI Compute for Mass Production Development
- Baya Systems: CEO Sailesh Kumar on Scaling Up
Latest Videos
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
- Arm: From Cloud-to-Car Architecture
- High Performance RISC-V is here!