What's Changing In SerDes
SerDes is all about pushing data through the smallest number of physical channels. But when it comes to AI, more data needs to be moved, and it has to be moved more quickly.
Todd Bermensolo, product marketing manager at Alphawave Semi, talks with Semiconductor Engineering about the impact of faster data movement on the transmitter (more power) and on the receiver (gain and advanced equalization), how to ensure signal integrity, and tradeoffs involving bandwidth, power, reach, and latency.
Related Semiconductor IP
- 1-56Gbps Serdes - 7nm (Multi-reference Clock)
- 1-56Gbps Serdes - 7nm (Ultra Low Latency)
- 1-56Gbps Serdes - 7nm (Area-optimized)
- 1-112Gbps Serdes - 7nm
- 1-56Gbps Serdes - 7nm (PPA-optimized)
Related Videos
- Scaling Performance In AI Systems
- Cadence’s Silicon Proven UCIe IP in TSMC 3nm
- Livelocks And Deadlocks In NoCs
- Scenario Coverage In Formal Verification