Frank Schirrmeister on Synopsys’ Upgraded Hardware-Assisted Validation Platforms.
Designing chips is hard, but validating them can be harder still. Synopsys has upgraded their Hardware-Assisted Validation platforms, and Karl Freund, Founder and Principle Analyst, Cambrian-AI Research spoke with Frank Schirrmeister Executive Director, Strategic Programs, System Solutions at Synopsys to understand what was announced.
Related Semiconductor IP
- MIPI SoundWire I3S Peripheral IP
- MIPI SoundWire I3S Manager IP
- eDP 2.0 Verification IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- LLM AI IP Core
Related Videos
- RISC-V Design Innovations with Custom Extensions
- Synopsys 800G MAC, PCS and PHY IP Interop with Switches and Optical Links at ECOC '24
- CES 2025: Video Interview with Ceva's Amir Panush
- CES 2025: Video Interview with EdgeCortix’s CEO
Latest Videos
- European high-performance energy-efficient processors for supercomputing, AI and data centres - Status and Roadmap
- Is LLM Useful for Automotive Applications?
- BrainChip Expands IP Business Model with AKD1500 Production to Accelerate Edge AI Deployment
- UCIe™ Chiplet IP on TSMC 3DFabric® Platform
- MACsec at Terabit Line Rates