Frank Schirrmeister on Synopsys’ Upgraded Hardware-Assisted Validation Platforms.
Designing chips is hard, but validating them can be harder still. Synopsys has upgraded their Hardware-Assisted Validation platforms, and Karl Freund, Founder and Principle Analyst, Cambrian-AI Research spoke with Frank Schirrmeister Executive Director, Strategic Programs, System Solutions at Synopsys to understand what was announced.
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related Videos
- RISC-V Design Innovations with Custom Extensions
- Synopsys 800G MAC, PCS and PHY IP Interop with Switches and Optical Links at ECOC '24
- CES 2025: Video Interview with Ceva's Amir Panush
- CES 2025: Video Interview with EdgeCortix’s CEO