Frank Schirrmeister on Synopsys’ Upgraded Hardware-Assisted Validation Platforms.
Designing chips is hard, but validating them can be harder still. Synopsys has upgraded their Hardware-Assisted Validation platforms, and Karl Freund, Founder and Principle Analyst, Cambrian-AI Research spoke with Frank Schirrmeister Executive Director, Strategic Programs, System Solutions at Synopsys to understand what was announced.
Related Semiconductor IP
- Specialized Video Processing NPU IP for SR, NR, Demosaic, AI ISP, Object Detection, Semantic Segmentation
- Ultra-Low-Power Temperature/Voltage Monitor
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
Related Videos
- RISC-V Design Innovations with Custom Extensions
- Synopsys 800G MAC, PCS and PHY IP Interop with Switches and Optical Links at ECOC '24
- CES 2025: Video Interview with Ceva's Amir Panush
- CES 2025: Video Interview with EdgeCortix’s CEO
Latest Videos
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
- Paving the Road to Datacenter-Scale RISC-V
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform