Microtronix Announces Video LVDS SerDes IP Core for HDTV Applications
LONDON, Ontario -- November 7, 2007 --Microtronix® today announced the launch of the Video LVDS SerDes Transmitter / Receiver IP Core targeted at the burgeoning high resolution 1080p 100/120 LCD panel display systems. The core provides a complete, easy-to-use Serializer/Deserializer (SerDes) solution for interfacing HD video systems to Flat Panel displays. By adding a Video LVDS SerDes capability to the low-cost Cyclone II & III family of FPGA devices, the core leverages their price-performance advantage for high-volume consumer applications.
The core is designed to interface with high-resolution flat panel monitors incorporating an “All Digital” low EMI LVDS connection. It is designed to support pixel data transmissions from a Host System to a Flat Panel Display ranging from VGA to UXGA resolutions using 8 or 10-bit video data. The core is fully configurable via an easy to use graphical user interface (GUI) which sets the standard for ease of design, usability, and functionality. It can be configured to support Open LDL, VESA, JEIDA or other video data encoding formats with minimal work effort.
“The Microtronix Video LVDS SerDes Transmitter / Receiver IP Core not only simplifies the design of video LVDS interfaces, it improves data integrity and timing margins” said Philippe Morin, VP Sales & Marketing. “For example: the Transmitter generates the LVDS TxClock synchronous to the video data stream without the need to fine tune a PLL to the outputted LVDS data, and the Receiver auto aligns the RxClock to the encoded video to assure data synchronization.”
The Microtronix Video LVDS Ser/Des Transmitter / Receiver IP Core supports both Cyclone II and III devices. A risk free evaluation is available for download at: http://www.microtronix.com/ip. IP core development is supported with the Microtronix ViClaro III HD Video Display Panel IP Development Platform and a complimentary set of high-performance Multi-port SDRAM Memory Controller IP Cores.
Availability
The Microtronix Video LVDS SerDes Transmitter / Receiver IP Core is available for immediate sale. Please email: sales@microtronix.com for details or visit: Web Store
About Microtronix
Microtronix has been in business for more than 20 years. The company had its beginning as a designer of custom networking equipment targeted at the TELCO marketplace. The company now focuses their engineering skills on a line of embedded networking products and on providing a turnkey engineering design-development service from product concept through to full production. Microtronix specializes in the rapid development of FPGA based hardware, IP cores, printed circuit board and software solutions for embedded applications.
The company has two business groups: networking products for the Telecom marketplace and specialty high performance, specialty IP Cores based on Altera family of FPGA devices and supporting FPGA development platforms. The company also offers engineering design service for each of these technologies with the goal to provide customers with cost effective solution, which exceed their requirements for service, quality and functionality.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Unlock seamless video transmission between graphics adapters and LCD displays with readily licensable, silicon-proven LVDS IP cores tailored for the advanced 22FDX process node
- Comcores and Extoll successfully completed the interoperability test of Comcores JESD204C IP core and Extoll SerDes PHY
- IP Cores, Inc. ships new FFT4T Streaming Multi-Channel FFT Core
- SmartDV Introduces Advanced H.264 and H.265 Video Encoder and Decoder IP
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology