Verisity's Specman Elite Supports C-Based System Design <!-- verification -->
Verisity's Specman Elite Supports C-Based System Design
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Jan. 28, 2002--Verisity, Ltd. (Nasdaq:VRST - news), the leading provider of functional verification automation, today announced that its leading testbench automation tool Specman Elite(TM) has increased its support for system-level designs developed with C hardware description languages (CHDLs). The addition of this support extends Specman Elite users' ability to interoperate with system design flows and provides them with more options with which to create their verification environments. Specman Elite has always had a robust C interface and added support for C++ in 2000 with the release of Specman Elite 3.0. More recently CoWare announced an integration between Specman Elite and CoWare's N2C (see related release "CoWare and Verisity Provide a Unified System-Level Design Flow With a Re-usable Testbench" dated January 28, 2002) and Verisity joined the SystemC initiative in order to support customers that are using any and all C/C++ implementations.
"Verisity has always strived to provide our customers with interoperable solutions," said Dave Tokic, director of strategic marketing for Verisity Design, Inc. "Increased support for C-based system flows continues this strong tradition."
About Verisity
Verisity is the leading provider of proprietary technologies and software products used to efficiently verify designs of electronic systems and complex integrated circuits that are essential to the communications and other high growth segments of the electronics industry. Verisity's products automate the process of detecting flaws in these designs, enabling customers to deliver higher quality products, accelerate time-to-market and reduce overall product development costs.
Verisity Design, Inc.'s principal executive offices are located in Mountain View. Verisity's principal research and development offices are located in Rosh Ha'ain, Israel. For more information, see Verisity's web site at www.verisity.com.
Note to Editors: Verisity is a registered trademark of Verisity Design, Inc. Specman Elite is a trademark of Verisity Design, Inc. All other trademarks are the property of their respective holders.
Contact:
Verisity Design, Inc.
Jennifer Bilsey, 650/934-6823
jen@verisity.com
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Verisity Announces Specman Elite Version 4
- Verisity's Specman Elite Version 4.1 Boosts Verification Reuse
- Verisity Announces That National Semiconductor Corporation Standardizes on Verisity's Specman Elite
- Synopsys Introduces Migration Service from Verisity Specman Elite to Synopsys VCS Verification Solution
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions