UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
By Semiconductor Business News
September 24, 2001 (12:01 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010924S0069
HSINCHU, Taiwan--Silicon foundry supplier United Microelectronics Corp. here and memory developer MoSys Inc. of Sunnyvale, Calif., today announced an extension to their cooperation in one-transistor SRAM technology for 0.15- and 0.13-micron logic-IC processes. UMC said it will port MoSys' 1T-SRAM cell to next-generation logic processes after previously verifying the memory technology on its 0.18-micron processes. The one-transistor SRAM cell is expected to be used in system-on-chip designs, which are primarily made up of logic blocks. The 1T-SRAM cell will double the bit density of embedded memory blocks compared to traditional SRAM designs, according to UMC and MoSys. "The combination of UMC's advanced logic processes and MoSys' 1T-SRAM technology provides designers with a strong technology platform for their next generation of SoC products," stated Jean Tien, strategic marketing vice president of UMC.
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- IBM Builds World's Smallest SRAM Memory Cell
- Unity Semiconductor, a Non-Volatile Memory Products Start-up, Exits Stealth Mode; World's First R/W Cross-Point Memory Array Requires No Transistor in Memory Cell
- Dolphin Integration concentrates on cost-cutting with the Standard Cell Library HD-BTF for 65 nm processes
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard