UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
By Semiconductor Business News
September 24, 2001 (12:01 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010924S0069
HSINCHU, Taiwan--Silicon foundry supplier United Microelectronics Corp. here and memory developer MoSys Inc. of Sunnyvale, Calif., today announced an extension to their cooperation in one-transistor SRAM technology for 0.15- and 0.13-micron logic-IC processes. UMC said it will port MoSys' 1T-SRAM cell to next-generation logic processes after previously verifying the memory technology on its 0.18-micron processes. The one-transistor SRAM cell is expected to be used in system-on-chip designs, which are primarily made up of logic blocks. The 1T-SRAM cell will double the bit density of embedded memory blocks compared to traditional SRAM designs, according to UMC and MoSys. "The combination of UMC's advanced logic processes and MoSys' 1T-SRAM technology provides designers with a strong technology platform for their next generation of SoC products," stated Jean Tien, strategic marketing vice president of UMC.
Related Semiconductor IP
- UALink Controller
- RISC-V Debug & Trace IP
- UALinkSec Security Module
- PUF-based Post-Quantum Cryptography (PQC) Solution
- OPEN Alliance TC14 10BASE-T1S Topology Discovery IP
Related News
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- IBM Builds World's Smallest SRAM Memory Cell
- Unity Semiconductor, a Non-Volatile Memory Products Start-up, Exits Stealth Mode; World's First R/W Cross-Point Memory Array Requires No Transistor in Memory Cell
- Dolphin Integration concentrates on cost-cutting with the Standard Cell Library HD-BTF for 65 nm processes
Latest News
- Akeana tapes out highest performance RVA23 Alpine test chip
- Access Advance Closes 2025 with Record Quarter: Eight Major Licensees, 100% Renewal Rate, Litigations Resolved
- AheadComputing Inc. Raises Additional $30M Seed2 Round to Reimagine CPU Architecture
- Cadence Unveils Tensilica HiFi iQ DSP Purpose-Built for Next-Generation Voice AI and Audio Applications
- LPDDR6 Has Arrived ! Innosilicon Technology Delivers LPDDR6 Subsystem IP to Leading Clients