UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
 |
UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
By Semiconductor Business News
September 24, 2001 (12:01 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010924S0069
HSINCHU, Taiwan--Silicon foundry supplier United Microelectronics Corp. here and memory developer MoSys Inc. of Sunnyvale, Calif., today announced an extension to their cooperation in one-transistor SRAM technology for 0.15- and 0.13-micron logic-IC processes. UMC said it will port MoSys' 1T-SRAM cell to next-generation logic processes after previously verifying the memory technology on its 0.18-micron processes. The one-transistor SRAM cell is expected to be used in system-on-chip designs, which are primarily made up of logic blocks. The 1T-SRAM cell will double the bit density of embedded memory blocks compared to traditional SRAM designs, according to UMC and MoSys. "The combination of UMC's advanced logic processes and MoSys' 1T-SRAM technology provides designers with a strong technology platform for their next generation of SoC products," stated Jean Tien, strategic marketing vice president of UMC.
Related Semiconductor IP
- Temperature Glitch Detector
- Clock Attack Monitor
- SoC Security Platform / Hardware Root of Trust
- SPI to AHB-Lite Bridge
- Octal SPI Master/Slave Controller
Related News
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- ARM Announces The Release Of Multiple Standard Cell Libraries On TSMC 90nm and 65nm Processes
- IBM Builds World's Smallest SRAM Memory Cell
- Unity Semiconductor, a Non-Volatile Memory Products Start-up, Exits Stealth Mode; World's First R/W Cross-Point Memory Array Requires No Transistor in Memory Cell
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing