TSMC Ramps 40nm Volume Production to Promote Innovation as Foundries Assume a Larger Role for $300 Billion Industry
Hsinchu, Taiwan, R.O.C. â November 17, 2008
- TSMC (TSE: 2330, NYSE: TSM) today announced volume production of the first semiconductor foundry 40nm logic manufacturing process with the successful ramp of its 40 nanometer (nm) General Purpose (G) and Low Power (LP) versions. Nanometers measure the width of metal lines in semiconductors. Forty nanometers is less than one-thousandth the width of a human hair.
The 40nm process is one of the semiconductor industryâs most advanced available for production manufacturing process and is expected to play a key role in the development of next generation products in global consumer electronics, mobile, and computer end markets.
âFor decades, IDMs set the pace for innovation in process technology and services,â said Kay-Yang Tan, Gartner Dataquest principal research analyst, said. âThey will continue to play a significant role in fostering new products, but dedicated foundries, such as TSMC, have become key contributors to next generation products that will drive the eventual resurgence of the worldwide semiconductor industry.â
According to Gartner, foundry contribution of chips sold to the global semiconductor market has over the past decade increased from 9.2% in 1998 to 25.3% in 2008.
âWe view 40nm as an important process node for the cost-effective development of graphics chips and other devices, especially in 2009. This is another example of a long and successful history of AMD and TSMC ramping leading edge processes,â said Rick Bergman, Senior Vice-President & General Manager, Graphics Products Group.
âToday designers are faced with the challenge of increasing the functionality of their product while not increasing power consumption. By rolling out the industryâs most advanced programmable logic devices at 40-nm, we are enabling designers to quickly achieve new levels of integration and innovation, while staying within their power budgets,â said Bill Hata, Altera senior vice president of Worldwide Operations and Engineering.
TSMCâs 40nm G and the 40nm low power (LP) manufacturing processes timetables were formally announced in March this year. The 40G process targets performance-driven applications including computer processor chips, GPU (graphic processing units), game consoles, networking applications, field programmable gate arrays (FPGA), hard disc drive, and other devices. The 40LP process targets low-power applications including cellular baseband, application processors, portable consumer and wireless connectivity devices.
"High-performance GPUs are only continuing to grow in importance for a variety of industries," said Debora Shoquist, NVIDIA senior vice president of Operations. "The advantages that TSMC's 40nm G process provides to designing a GPU will allow us to continue pushing the limits of what's currently possible."
TSMCâs 40nmG and 40nm LP processes both passed process qualification, reaching âfirst wafers outâ status as planned and completed product qualification in October when first customer wafers entered production. As with every TSMC process node, the 40G and 40LP processes offer a full range of mixed-signal and RF options, along with embedded memory to support a broad range of analogy/RF-intensive and memory-rich applications.
âWhile timed to respond to the technical requirements of our broad customer base, the two processes are clearly the right manufacturing processes at the right time and can help stimulate the semiconductor industry to produce the next wave of new products,â said Jason Chen, TSMC vice president, Worldwide Sales and Marketing.
About TSMC
TSMC is the worldâs largest dedicated semiconductor foundry, providing the industryâs leading process technology and the foundryâs largest portfolio of process-proven libraries, IP, design tools and reference flows. The Companyâs total managed capacity in 2008 is to exceed nine million (8-inch equivalent) wafers, including capacity from two advanced 12-inch - GIGAFABsâ¢, four eight-inch fabs, one six-inch fab, as well as TSMCâs wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 40nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Synopsys Expands DesignWare Data Converter IP Portfolio with 40-nm Solutions
- MoSys Announces Availability of Silicon Proven 40nm DDR3 and DDR3/2 Combo PHYs with Support for Datarates up to 2133 Mbps
- Xilinx Virtex-6 FPGA Family Achieves Full Production Qualification on UMC's High-Performance 40nm
- Synopsys Launches DesignWare HDMI 1.4 Tx/Rx Controller and PHY IP Solutions for 40-nm Process Technologies
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development