TSMC's 300mm Chinese Wafer Fab Wins Approval
Peter Clarke, EETimes
2/3/2016 10:00 AM EST
The Taiwanese government has given foundry chipmaker Taiwan Semiconductor Manufacturing Co. Ltd. (Hsinchu, Taiwan) approval to build a 300mm wafer fab in China, according to reports that reference the Investment Commission of the Ministry of Economic Affairs.
TSMC already operates one fab in China, but until the latest ruling the Taiwan government forbade Taiwanese companies from owning and operating fabs that process the more cost efficient larger wafer size.
Taiwan announced a plan to invest about $3 billion in building a wafer fab in Nanjing, Jiangsu Province, China in December 2015. The facility is planned for a capacity of 20,000 wafer starts per month and would begin volume production of 16nm FinFETs in second half of 2018, but the plan was subject to Taiwan government approval. At the time TSMC chairman Morris Chang said such a move would provide closer support to TSMC's customers there and further expand the company’s business opportunities.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Memory Suppliers Account For More Than 60% of 300mm Wafer Capacity
- Taiwan Passes South Korea to Become #1 in Total IC Wafer Fab Capacity
- Number of 300mm IC Wafer Fabs Expected to Reach 100 in 2016
- GLOBALFOUNDRIES to Expand Presence in China with 300mm Fab in Chongqing
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale